Lo sentimos, la oferta no está disponible,
pero puedes realizar una nueva búsqueda o explorar ofertas similares:

Software Engineer

At TreviPay, we help clients grow by streamlining B2B payments through a combination of innovative technology, service expertise, and working capital to impr...


Desde Trevipay - San José

Publicado a month ago

Sr. Data Scientist

Company DescriptionVisa is a world leader in digital payments, facilitating more than 215 billion payments transactions between consumers, merchants, financi...


Desde Visa - San José

Publicado a month ago

Senior Data Engineer ? Innovative Tech Mobility..

**About us**:MAX is a team of passionate people building digital infrastructure to deliver the future ofmobility in Africa and Emerging Markets.At MAX, you'l...


Desde Prometeo Talent - San José

Publicado a month ago

Technical Support

AR Holdings busca una persona para el puesto de Technical Support para unirse a nuestro equipo de IT en Costa Rica que instale, mantenga y actualice los equi...


Desde Ar Holdings - San José

Publicado a month ago

Sr. Principal Software Engineer

Sr. Principal Software Engineer
Empresa:

Cadence Design Systems, Inc.


Detalles de la oferta

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology. Cadence is a pivotal leader in electronic design, building upon more than 30 years of computational software expertise. The company applies its underlying Intelligent System Design strategy to deliver software, hardware and IP that turn design concepts into reality. Cadence customers are the world’s most innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications including consumer, hyperscale computing, 5G communications, automotive, aerospace industrial and health. Looking for accomplished software engineer to join a team of highly skilled developers working on state-of-the-art timing closure system. Job duties will include working on very high capacity data-model to represent full-chip physical data, a high performance GUI for representing and editing hierarchical full-chip data, and optimization methods for automatic and semi-automatic timing closure. Candidate must have MS or Ph.D. in EE or CS, with minimum 5 years EDA software development experience in data-model, GUI, static timing analysis and optimization or related areas, using C++ and tcl. We’re doing work that matters. Help us solve what others can’t.


Fuente: Bebee2

Requisitos


Conocimientos:
Sr. Principal Software Engineer
Empresa:

Cadence Design Systems, Inc.


Built at: 2024-04-29T02:41:54.105Z